Вісники та науково-технічні збірники, журнали

Permanent URI for this communityhttps://ena.lpnu.ua/handle/ntb/12

Browse

Author: search.filters.author.Melnyk, Viktor

Search Results

Now showing 1 - 5 of 5
  • Thumbnail Image
    Item
    Biosynthesis Products of Pseudomonas sp. PS-17 Strain Metabolites. 1. Obtaining and Thermal Characteristics
    (Видавництво Львівської політехніки, 2020-01-24) Semeniuk, Ihor; Kochubei, Viktoria; Skorokhoda, Volodymyr; Pokynbroda, Tetyana; Midyana, Halyna; Karpenko, Elena; Melnyk, Viktor; L. M. Lytvynenko Institute of Physical Organic Chemistry and Coal Chemistry of the NAS of Ukraine; Lviv Polytechnic National University
    Одержано нові продукти біосинтезу штаму Pseudomonas sp. PS-17: біогенні поверхнево-активні речовини (рамноліпідний біокомплекс, дирамноліпід та екзополісахарид) і біополімер полігідроксіалканоат. Вивчено процес термічного перетворення цих продуктів у повітряному середовищі в інтервалі температур 293–1273 К. За результатами термолізу та ІЧ-спектроскопії виявлено утворення рамноліпідного біокомплексу між рамноліпідами та екзополісахаридом при підкисленні супернатанту культуральної рідини до рН=3. Методом UV-Vis спектроскопії (за максимумом поглинання при 239 нм) ідентифіковано клітинний полімер – полігідроксіалканоат. За даними термічного аналізу визначено температуру плавлення полігідроксіалканоату (319 К) та температуру початку його деструкції (499 К). З використанням методу Віка визначено теплостійкість полімеру, що склала 321 К.
  • Thumbnail Image
    Item
    Implementation options of key retrieval procedures for the IEEE 802.15.4 Wireless Personal Area Networks security subsystem
    (Lviv Politechnic Publishing House, 2019-02-26) Melnyk, Viktor; Lviv Polytechnic National University
    The paper aims at providing the technical investigation on implementation options for the key retrieval security procedures and consequent security subsystem architecture in the IEEE 802.15.4 compatible devices. Since the security procedures typically consume most processing capacity of IEEE 802.15.4 device, an efficient implementation of the security subsystem is essential. A brief functional overview of the key retrieval procedures has been provided. General investigations on key retrieval procedures implementation have been performed. Three general approaches for implementation of key retrieval procedures in the security subsystem have been considered: a) software implementation; b) hardware implementation; and c) hardware-software implementation. The aim is to determine optimum implementation approach corresponding to low-cost and low-power consumption requirements. An expediency of hardware and software implementation of the key retrieval procedures has been estimated.
  • Thumbnail Image
    Item
    Сomputer devices automatic synthesis as a service for FPGA-Based smart-sensors of cyber-physical systems
    (Publishing House of Lviv Polytechnic National University, 2016) Melnyk, Viktor; Lopit, Ivan; Kit, Andrii; Lviv Polytechnic National University
    Present paper is dedicated to the problems of studying and developing the theoretical and methodological framework, algorithmic base and corresponding software means to organize and realize the automatic synthesis of computer devices in the reconfigurable hardware platforms of the smart-sensors in cyber-physical systems with no human assistance. To solve this task, the following basic approaches will be used: a) a method of self-configuring of the computer system with reconfigurable logic; b) a “Software as a Service” software delivery model via a computer network; and c) an “Internet of Things” technology. The method of computer devices automatic synthesis in the reconfigurable hardware platforms of the smart sensors of the cyber-physical systems will be proposed. The clientserver protocol of information exchange between the reconfigurable hardware platforms of the cyber-physical system measuring and computing nodes will be developed for automatic creation of computer devices in them. On the basis of the above protocol, the technical requirements to realization will be formulated and the principles of design and the main algorithms of the software interface operation will be developed. The program interfaces of realizing the protocol of information exchange between the reconfigurable hardware platforms of the smart-sensors for automatic creation of computer devices will be modeled and the results of their implementation and testing will be demonstrated.
  • Thumbnail Image
    Item
    Self-configurable FPGA-based computer systems: basics and proof of concept
    (Publishing House of Lviv Polytechnic National University, 2016) Melnyk, Viktor
    Computer systems performance is today improved with two major approaches: general-purpose computer computing power increase (creation of multicore processors, multiprocessor computer systems, supercomputers), and adaptation of the computer hardware to the executed algorithm (class of algorithms). The last approach often provides application of hardware accelerators – ASIC-based and FPGA-based, also named reconfigurable, and is characterized by better performance / power consumption ratio and lower cost as compared to the general-purpose computers of equivalent performance. However, such systems have typical problems. The ASIC-based accelerators: 1) they are effective only for certain classes of algorithms; 2) for effective application there is a need to adapt algorithms and software. The FPGA-based accelerators and reconfigurable computer systems (that use FPGAs as a processing units): 1) the need in the process of writing a program to perform computing tasks balancing among the general-purpose computer and FPGA; 2) the need of designing applicationspecific processors soft-cores; and 3) they are effective only for certain classes of problems, for which applicationspecific processors soft-cores were previously developed. This paper covers the scope of questions regarding concept of design, architecture, and proof of concept of the Self-Configurable FPGA-Based Computer Systems – an emerging type of high-performance computer systems, which are deprived of specified challenges. The method of information processing in reconfigurable computer systems and its improvements that allow an information processing efficiency to increase are shown. These improvements are used as a base for creating a new type of high-performance computer systems with reconfigurable logic, which are named self-configurable ones, and a new method of information processing in these systems. The structure of self-configurable FPGA-based computer system, the rules of application of computer software and hardware means necessary for these systems implementation are described. Major processes on the stages of program loading and execution in the self-configurable computer system are studied, and their durational characteristics are determined. On the basis of these characteristics, the expressions for evaluating the program execution duration in the self-configurable computer system are obtained. The directions for further works are discussed.
  • Thumbnail Image
    Item
    Tasks scaling with Chameleon© C2HDL design tool in self-configurable Computer Systems based on partially reconfigurable FPGAs
    (Publishing House of Lviv Polytechnic National University, 2016) Melnyk, Anatoliy; Melnyk, Viktor; Tsyhylyk, Liubomyr
    The FPGA-based accelerators and reconfigurable computer systems based on them require designing the application-specific processor soft-cores and are effective for certain classes of problems only, for which application-specific processor soft-cores were previously developed. In Self-Configurable FPGA-based Computer Systems the problem of designing the application-specific processor soft-cores is solved with use of the C2HDL tools, allowing them to be generated automatically. In this paper, we study the questions of the self-configurable computer systems efficiency increasing with use of the partially reconfigurable FPGAs and Chameleon© C2HDL design tool. One of the features of the Chameleon© C2HDL design tool is its ability to generate a number of applicationspecific processor soft-cores executing the same algorithm that differ by the amount of FPGA resources required for their implementation. If the self-configurable computer systems are based on partially reconfigurable FPGAs, this feature allows them to acquire in every moment of its operation such a configuration that will provide an optimal use of its reconfigurable logic at a given level of hardware multitasking.