Logical algorithms of the accelerated multiplication with minimum quantity of nonzero digits of the converted multipliers
dc.citation.epage | 30 | |
dc.citation.issue | 1 | |
dc.citation.spage | 25 | |
dc.citation.volume | 4 | |
dc.contributor.affiliation | Uzhhorod National University | |
dc.contributor.author | Korol, Ihor | |
dc.contributor.author | Korol, Ivan | |
dc.coverage.placename | Львів | |
dc.date.accessioned | 2020-02-18T08:58:36Z | |
dc.date.available | 2020-02-18T08:58:36Z | |
dc.date.created | 2019-02-26 | |
dc.date.issued | 2019-02-26 | |
dc.description.abstract | The article presents a new algorithm of accelerated multiplication, in which the time of multiplication has been reduced through the decrease in the number of nonzero digits of the multiplier. In this case, the multiplier has been presented in the form of the extended binary code. The article proves the algorithm's efficiency in comparison to previously known methods. The developed algorithm has been implemented using the hardware description language AHDL (Altera Hardware Description Language) in the Logic Development System MAX+PLUS II. | |
dc.format.extent | 25-30 | |
dc.format.pages | 6 | |
dc.identifier.citation | Korol I. Logical algorithms of the accelerated multiplication with minimum quantity of nonzero digits of the converted multipliers / Ihor Korol, Ivan Korol // Advances in Cyber-Physical Systems : scientific journal. — Львів : Lviv Politechnic Publishing House, 2019. — Vol 4. — No 1. — P. 25–30. | |
dc.identifier.citationen | Korol I. Logical algorithms of the accelerated multiplication with minimum quantity of nonzero digits of the converted multipliers / Ihor Korol, Ivan Korol // Advances in Cyber-Physical Systems : scientific journal. — Lviv Politechnic Publishing House, 2019. — Vol 4. — No 1. — P. 25–30. | |
dc.identifier.uri | https://ena.lpnu.ua/handle/ntb/45647 | |
dc.language.iso | en | |
dc.publisher | Lviv Politechnic Publishing House | |
dc.relation.ispartof | Advances in Cyber-Physical Systems : scientific journal, 1 (4), 2019 | |
dc.relation.references | 1. Melnyk A. O. Computer Architecture, Lutsk, 2008. – 470 p. (in Ukrainian). | |
dc.relation.references | 2. Melnyk A. O., Melnyk V. A. Personal computers: architecture, design, application, Lviv, 2013. – 516 p. | |
dc.relation.references | 3. Knuth, Donald E. The Art of Computer Programming, 3rd ed. Reading , MA: Addison-Wesley, 1998. – 762 p. | |
dc.relation.references | 4. Korniichuk V. I., Tarasenko V. P., Tarasenko-Kliatchenko O. V. Basics of Computer Arithmetic, Kyiv, 2006. – 164 p. (in Ukrainian). | |
dc.relation.references | 5. Tsmots I. G. Parallel algorithms and matrix VLSI structures of multiplication devices for real-time computer systems. Infornation Technologies and Systems. Lviv, 2004. Vol. 7. N 1, pp. 5–16. | |
dc.relation.referencesen | 1. Melnyk A. O. Computer Architecture, Lutsk, 2008, 470 p. (in Ukrainian). | |
dc.relation.referencesen | 2. Melnyk A. O., Melnyk V. A. Personal computers: architecture, design, application, Lviv, 2013, 516 p. | |
dc.relation.referencesen | 3. Knuth, Donald E. The Art of Computer Programming, 3rd ed. Reading , MA: Addison-Wesley, 1998, 762 p. | |
dc.relation.referencesen | 4. Korniichuk V. I., Tarasenko V. P., Tarasenko-Kliatchenko O. V. Basics of Computer Arithmetic, Kyiv, 2006, 164 p. (in Ukrainian). | |
dc.relation.referencesen | 5. Tsmots I. G. Parallel algorithms and matrix VLSI structures of multiplication devices for real-time computer systems. Infornation Technologies and Systems. Lviv, 2004. Vol. 7. N 1, pp. 5–16. | |
dc.rights.holder | © Національний університет “Львівська політехніка”, 2019 | |
dc.rights.holder | © Korol Ihor, Korol Ivan, 2019 | |
dc.subject | extended binary code | |
dc.subject | accelerated multiplication device | |
dc.subject | AHDL | |
dc.subject | MAX+plus | |
dc.title | Logical algorithms of the accelerated multiplication with minimum quantity of nonzero digits of the converted multipliers | |
dc.type | Article |
Files
License bundle
1 - 1 of 1