Minimizing time for test in integrated circuit

Loading...
Thumbnail Image

Date

2004

Journal Title

Journal ISSN

Volume Title

Publisher

Видавництво Національного університету "Львівська політехніка"

Abstract

The cost for testing integrated circuits represents a growing percentage of the total cost for their production. The former strictly depends on the length of the test session, and its reduction has been the target of many efforts in the past. This paper proposes a new method for reducing the test length by adopting a new architecture and exploiting an evolutionary optimisation algorithm. A prototype of the proposed approach was tested on 1SCAS standard benchmarks and theexperimental results show its effectiveness.

Description

Keywords

Citation

Andonova A. S. Minimizing time for test in integrated circuit / A. S. Andonova, D. G. Dimitrov, N. G. Atanasova // Вісник Національного університету «Львівська політехніка». – 2004. – № 510 : Елементи теорії та прилади твердотілої електроніки. – С. 51–56. – Bibliography: 5 titles.

Endorsement

Review

Supplemented By

Referenced By